

### Advance Information

MPC7455ARXPXPNS/D Rev. 1, 7/2003

MPC7455 Part Number Specification for the XC7455ARXnnnPx Series

Part Numbers Affected: XC7455ARX1000PF XC7455ARX1250PF XC7455ARX1333PF This document describes part-number-specific changes to recommended operating conditions and revised electrical specifications, as applicable, from those described in the general *MPC7455 RISC Microprocessor Hardware Specifications* (Order No. MPC7455EC/D). The products detailed here are PowerPC<sup>TM</sup> microprocessors.

Specifications provided in this document supersede those in the *MPC7455 RISC Microprocessor Hardware Specifications*, Rev. 2 or later, for the part numbers listed in Table A only. Specifications not addressed herein are unchanged. Because this document is frequently updated, refer to your Motorola sales office for the latest version.

Note that headings and table numbers in this document are not consecutively numbered. They are intended to correspond to the heading or table affected in the general hardware specification.

Part numbers addressed in this document are listed in Table A.

Table A. Part Numbers Addressed by this Data Sheet

	0	perating Conditions	Significant Differences from Hardware Specification	
Motorola Part Numbers  Max. Co Frequer (MHz				
XC7455ARX1000PF	1000	1.57 V +30/–50 mV	0 to 65	Modified core voltage, temperature
XC7455ARX1250PF	1250			and system bus AC specifications, support for 167-MHz system bus in
XC7455ARX1333PF	1333			MPX mode.

**Note:** The X prefix in a Motorola part number designates a "Pilot Production Prototype" as defined by Motorola SOP 3-13. These are from a limited production volume of prototypes manufactured, tested, and Q.A. inspected on a qualified technology to simulate normal production. These parts have only preliminary reliability and characterization data. Before pilot production prototypes may be shipped, written authorization from the customer must be on file in the applicable sales office acknowledging the qualification status and the fact that product changes may still occur while shipping pilot production prototypes.





# 1.1 Features

This section summarizes changes to the features of the MPC7455 described in the MPC7455 RISC Microprocessor Hardware Specifications.

- Power management
  - 1.57-V processor core

# 1.4 General Parameters

• Core power supply: 1.57 V + 30/-50 mV DC nominal

# 1.5.1 DC Electrical Characteristics

Table 4 provides the recommended operating conditions for the MPC7455 part numbers described herein.

**Table 4. Recommended Operating Conditions** 

Characteristic	Symbol	Recommended Value	Unit
Core supply voltage	$V_{DD}$	1.57 V +30/–50 mV	V
PLL supply voltage	AV <sub>DD</sub>	1.57 V +30/–50 mV	V
Die-junction temperature	T <sub>j</sub>	0 to 65	°C

**Note:** These are the recommended and tested operating conditions. Proper device operation outside of these conditions is not guaranteed.



**General Parameters** 

Table 7 provides the power consumption for the MPC7455 part numbers described herein.

**Table 7. Power Consumption for MPC7455** 

	Processor Core Frequency	Unit	Notes				
	1000, 1250, 1333 MHz	Notes					
	Full-Power Mode						
Typical	30.0	W	1, 3				
Maximum	40.0	W	1, 2				
	Doze Mode						
Typical	- 0-	W	1, 2, 4				
	Nap Mode		•				
Typical	8.0	W	1, 2				
Sleep Mode							
Typical	8.0	W	1, 2				
Dee	Deep Sleep Mode (PLL Disabled)						
Typical	8.0	W	1, 3				

### Notes:

- 1. These values apply for all valid processor bus and L3 bus ratios. The values do not include I/O supply power (OV $_{DD}$ ) and GV $_{DD}$ ) or PLL supply power (AV $_{DD}$ ). OV $_{DD}$  and GV $_{DD}$  power is system dependent, but is typically <5% of V $_{DD}$  power. Worst case power consumption for AV $_{DD}$  < 3 mW.
- Maximum power is measured at nominal V<sub>DD</sub> while running an entirely cache-resident, contrived sequence of instructions which keep the execution units, with or without AltiVec, maximally busy.
- 3. Typical power is an average value measured at nominal V<sub>DD</sub> and 65°C in a system while running a typical code sequence.
- 4. Doze mode is not a user-definable state; it is an intermediate state between Full-power and either Nap or Sleep mode. As a result, power consumption for this mode is not tested.





### **3eneral Parameters**

# 1.5.2.1 Clock AC Specifications

**Table 9. Clock AC Timing Specifications** 

At recommended operating conditions. See Table 4.

			Proc	essor Co	re Frequ	ency		
Characteristic	Symbol	1000	MHz	1250	MHz	1333	MHz	Unit
		Min	Max	Min	Max	Min	Max	
Processor frequency	f <sub>core</sub>	500	1000	500	1250	500	1333	MHz
VCO frequency	f <sub>VCO</sub>	1000	2000	1000	2500	1000	2666	MHz
SYSCLK frequency f <sub>SYSCLK</sub>				Q-				MHz
MPX bus mode		33	167	33	167	33	167	
60x bus mode		33	133	33	133	33	133	
SYSCLK cycle time	t <sub>SYSCLK</sub>			9				ns
MPX bus mode		6.0	30	6.0	30	6.0	30	
60x bus mode		7.5	30	7.5	30	7.5	30	



# 1.5.2.2 Processor Bus AC Specifications

**Table 10. Processor Bus AC Timing Specifications** 

At recommended operating conditions. See Table 4.

Parameter	Symbol	MPX bu	MPX bus mode		60x bus mode	
Parameter		Min	Max	Min	Max	- Unit
Input setup times:  A[0:35], AP[0:4], GBL, TBST, TSIZ[0:2], WT, CI, D[0:63], DP[0:7]	t <sub>AVKH</sub>	1.5	Ŋς	2.0	_	ns
AACK, ARTRY, BG, CKSTP_IN, DBG, DTI[0:3], HRESET, INT, MCP, QACK, SMI, SRESET, TA, TBEN, TEA, TS, EXT_QUAL, PMON_IN, SHD[0:1]	t <sub>IVKH</sub>	1.5	_	2.0	_	
Input hold times: A[0:35], AP[0:4], GBL, TBST, TSIZ[0:2], WT, CI, D[0:63], DP[0:7]	t <sub>AXKH</sub>	0	_	0	_	ns
AACK, ARTRY, BG, CKSTP_IN, DBG, DTI[0:3], HRESET, INT, MCP, QACK, SMI, SRESET, TA, TBEN, TEA, TS, EXT_QUAL, PMON_IN, SHD[0:1]	t <sub>IXKH</sub>	0	_	0	_	
Output valid times:  A[0:35], AP[0:4], \overline{GBL}, \overline{TBST}, TSIZ[0:2], \overline{WT}, \overline{CI} \overline{TS} D[0:63], DP[0:7] \overline{ARTRY/SHD0/SHD1} \overline{BR}, \overline{CKSTP_OUT}, \overline{DRDY}, \overline{HIT}, \overline{PMON_OUT}, \overline{QREQ}	t <sub>KHAV</sub> t <sub>KHTSV</sub> t <sub>KHDV</sub> t <sub>KHARV</sub> t <sub>KHOV</sub>	_ _ _ _ _	2.0 2.0 2.0 2.0 2.0	  -  -  -	2.5 2.5 2.5 2.5 2.5 2.5	ns
Output hold times:  A[0:35], AP[0:4], \overline{GBL}, \overline{TBST}, TSIZ[0:2], \overline{WT}, \overline{CI}  TS  D[0:63], DP[0:7]  ARTRY/SHD0/SHD1  BR, CKSTP_OUT, DRDY, HIT, PMON_OUT,  QREQ	t <sub>KHAX</sub> t <sub>KHTSX</sub> t <sub>KHDX</sub> t <sub>KHARX</sub> t <sub>KHARX</sub>	0.5 0.5 0.5 0.5 0.5		0.5 0.5 0.5 0.5 0.5	_ _ _ _	ns

# 1.11 Ordering Information

# 1.11.1 Part Numbers Addressed by this Specification

Table 20 provides the ordering information for the MPC7455 parts described in this document.

**Table 20. Part Marking Nomenclature** 


XC	7455	Α	RX	nnn	X	X
Product Code	Part Identifier	Process Descriptor	Package	Processor Frequency <sup>1</sup>	Application Modifier	Revision Level
XC <sup>2</sup>	7455	Α	RX = CBGA	1000	P: 1.57 V +30/-50 mV	F: 3.3; PVR = 8001 0303
				1250	0 to 65°C	
				1333		

### Notes

- 1. Processor core frequencies supported by parts addressed by this specification only. Parts addressed by other specifications may support other maximum core frequencies.
- 2. The X prefix in a Motorola part number designates a "Pilot Production Prototype" as defined by Motorola SOP 3-13. These are from a limited production volume of prototypes manufactured, tested, and Q.A. inspected on a qualified technology to simulate normal production. These parts have only preliminary reliability and characterization data. Before pilot production prototypes may be shipped, written authorization from the customer must be on file in the applicable sales office acknowledging the qualification status and the fact that product changes may still occur while shipping pilot production prototypes.

# 1.11.3 Part Marking

Parts are marked as the example shown in Figure 27.



Notes:

MMMMMM is the 6-digit mask number.

ATWLYYWWA is the traceability code.

CCCCC is the country of assembly. This space is left blank if parts are assembled in the United States.

Figure 27. Motorola Part Marking for BGA Device



Table B provides a revision history for this part number specification.

**Table B. Document Revision History** 

Rev. No.	Substantive Change(s)
0	Initial release.
1	Removed 1400 MHz speed grade from all specifications; this was a documentation error only and does not reflect a change in the test regime or supported core frequencies.
	Corrected core frequency specifications and column headings in Table 9.





### How to Reach Us:

### **Home Page:**

www.freescale.com

### E-mail:

support@freescale.com

### **USA/Europe or Locations Not Listed:**

Freescale Semiconductor Technical Information Center, CH370 1300 N. Alma School Road Chandler, Arizona 85224 +1-800-521-6274 or +1-480-768-2130 support@freescale.com

### Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) support@freescale.com

### Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

### Asia/Pacific

Freescale Semiconductor Hong Kong Ltd.
Technical Information Center
2 Dai King Street
Tai Po Industrial Estate
Tai Po, N.T., Hong Kong
+800 2666 8080
support.asia@freescale.com

### For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center P.O. Box 5405
Denver, Colorado 80217
1-800-441-2447 or 303-675-2140
Fax: 303-675-2150
LDCForFreescaleSemiconductor@hibbertgroup.com

RoHS-compliant and/or Pb- free versions of Freescale products have the functionality and electrical characteristics of their non-RoHS-compliant and/or non-Pb- free counterparts. For further information, see http://www.freescale.com or contact your Freescale sales representative.

For information on Freescale.s Environmental Products program, go to http://www.freescale.com/epp.

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document. Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.



MPC7455ARXPXPNS/D